(4) A well-defined process has been established for clearing flight control research projects for flight. This report presents a functional description of the PSFCC. Descriptions of the NASA DFRC facilities, PSFCC verification and validation process, and planned PSFCC projects are also provided. This paper provides a functional description of the PSFCC. A discussion of the resources available for this type of research and of the excellent verification and validation options that researchers find at NASA DFRC is presented. In addition, potential activities or uses of the PSFCC are described. Note that use of trade names or names of manufacturers in this document does not constitute an official endorsement of such products or manufacturers, either expressed or implied, by the NASA.
NOMENCLATURE

FUNCTIONAL DESCRIPTION
The The research software has been preprogrammed with two sets of requirements: arm requirements and engageaisengage requirements. Current aircraft parameters are evaluated against the requirements for differential stabilator, normal acceleration, yaw rate, bank angle, altitude, and Mach number. These parameters must meet the requirements to allow the system to be armed (enabled) and then engaged 
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default set of limits for each research mode. The software contains tables of alternate limits which can be selected. These alternate limits may be selected using additional table and row numbers (by pressing another programmed button). Table and row number combinations exist which correspond to different sets of alternate limits. For example, one upper differential stabilator arm limit could be modified, or a complete set of altitude upper and lower arm and engage-disengage limits could be modified using one table and row number combination. Table 1 lists the value of the default limits for the current PSFCC modes. Alternate limits are presented in table 2.
Once the research mode is requested by selecting a DDI button, the arming requirements are checked. If these requirements are met, the PSFCC will give an armed indication on the DDI. The pilot can attempt to engage the mode by pressing the N W S button at the bottom of the control stick. If engagement requirements are satisfied, then the PSFCC will engage. The pilot can disengage the system by pressing the paddle switch at the bottom of the control stick. Automatic disengagements occur when any engagement-disengagement requirements are violated. processor (Performance Semiconductor Corporation, Sunnyvale, California) is embedded in the same avionics box as the basic 701E flight control processors (Lockheed Martin Control Systems (LMCS), Binghamton, New York). The RFCS control laws are programtned in Ada and are independent of the basic control laws. Information to and from the RFCS is handled by the basic flight control system through dual port random access memory (DPRAM) to minimize communication delays and to isolate the basic system from RFCS failures. The 701E processor operates with 160-Hz subframes. It is synchronized with the RFCS using software flags. The RFCS will not start processing a frame until it receives a positive flag from the 701E processor indicating that the required data have been sent. The four F/A-18 processors are synchronized using a 10-Hz hardware pulse. The RFCS processors are synchronized with the basic F/A-18 processors using a 160-Hz hardware pulse.
Integration with the F/A-18 Aircraft
All input-output and failure monitoring is done within the basic 701E flight control processor system. Sensor inputs, pilot inputs, and airdata parameters are transmitted to the basic flight control system through analog-to-digital (AD) converters.
These signals are then compared in the input signal management, and a selected signal is sent to the basic control laws and to the RFCS. Surface position commands from the basic FIA-18 control law and from the RFCS are sent to the output signal selection 
Hardware Description
The 1750A PACE processor has 58 kilowords of memory and uses a 40-MHz clock. This memory is divided in the following way: 
System Timing
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the 160-Hz subframe is used for the remaining RFCS and basic F/A-18 control law processing and background tasks.
NASA DFRC RESOURCES
A facility such as the PSFCC can only be used effectively for flight controls and handling qualities research if all the supporting elements are present. This section describes the PSFCC support elements available at NASA DFRC .
F/A-18 Aircraft
Six F/A-18 aircraft are probably the most valuable resource that NASA DFRC has in support of the PSFCC. Currently, five F/A-18 chase aircraft could be used as testbeds for the PSFCC. In addition, an F/A-18 dedicated research testbed called the Systems Research Aircraft (SRA) is available. Because none of these F/A-18 aircraft would be solely dedicated to PSFCC flight test, no separate funds are needed to maintain the aircraft testbed. This approach also allows experiments to be designed and tested on the PSFCC with no requirement to schedule flight until it is certain that the experiment will be ready. Note that the PSFCC require an MC software load which can These F/A-18 chase aircraft are equipped with a USN telemetering device called a Quick Instrumentation Data System (QIDS). The QIDS installs easily on any F/A-18 aircraft and will telemeter any data which is on the Military Specification 1553 bus. The QIDS is currently configured to telemeter 64 words at 20 Hz. This configuration can gather handling qualities data and PSFCC status words. The SRA is already equipped with a NASA research instrumentation system which can telemeter any required parameters.
Hardware-in-the-Loop Simulation
One essential resource to have when flight testing new aircraft systems is a hardware-in-the-loop, or in this case, a processor-in-the-loop simulation. Such simulation allows for realistic validation and failure mode testing. This simulation must be at the same location as the flight testing, so rapid examination of flight anomalies can take place. Figure 6 . Hardware-in-the-loop configuration [4] .
PSFCC processor were performed. Many lessons were learned about practical issues concerning the programming of the RFCS processors. These lessons include Portability-Ada software on the HARV program was transferred to three platforms with only system specific changes. Documentability-Ada is self-documenting on the code level; however, added documentation on the system level operation of Ada is necessary for coding.
Modifiability-Ada is easy to modify.
Testability-Testing requirements for the Ada software were no different than those of any other high-order language.
Reference 4 provides additional detail on these and other related issues.
Safety-of-Flight Administrative Processes
To verify that issues addressing safe flight test have been properly resolved, a process consisting of a Flight Readiness Review (FRR) and an Airworthiness and Flight Safety Review Board (AFSRB) evaluation is conducted. An FRR consists, of a panel of working level personnel assigned to evaluate whether a project is safe for flight test. The project presents analysis on the safety of the proposed flight program to the FRR panel. Then, the panel determines whether the project has fulfilled the requirements for safe flight. Next, the FRR panel presents its recommendation to the AFSRB. Lastly, the AFSRB makes the final decision on flight test for a given project. Without the proper experience, the FRR panel and the AFSRB could not accurately determine if a project should go forward to flight test. Over the past 50 years, experience in this process has been acquired and refined for a broad range of aircraft and other flight vehicles. This established, proven process provides an extremely safe and relatively fast flight approval process.
VERIFICATION AND VALIDATION TESTING
When clearing flight control computers for flight test, verification and validation testing are necessary. Verification testing ensures that the system was fabricated correctly, and it fulfills the design requirements. Validation testing determines if the design is suitable for the task. Validation testing uses the system under realistic conditions to determine if operational problems exist and to assess dangerous failure modes. The verification and validation testing for the initial flight test thoroughly evaluates the baseline F/A-18 flight controller and the research flight control system. In succeeding experiments, only the research flight control system will require verification and validation, thereby saving time, effort, and money for the next experiments.
Four organizations participated in testing of the PSFCC: LMCS, MDA, NASA DFRC, and USN. Note that LMCS and MDA perform the standard test suite that they normally use to clear a new flight control computer set. Tests that apply to operation in the baseline F/A-18 and in the research control laws, such as failure tests, are performed with the baseline F/A-18 control system and with the research F/A-18 replication mode. Table 3 shows the testing which was conducted in each category and lists responsible organization. Note that the MDA, NASA DFRC, and USN conducted the same categories of validation testing. This overlap occurred because the NASA DFRC and USN have additional requirements which exceed the original MDA effort. In addition, the NASA DFRC and USN gathered valuable experiences during these validation tests. These experiences serve as initial training for flight test activities.
Module Level Testing
Low-level software testing was performed on the basic F/A-18 control law software by LMCS. This testing included software subroutine level testing of the 701E processor executive, BIT software, inputoutput signal management, and control laws.
Open-Loop Failure Testing
The MDA performed broken wire testing in which the processor-in-the-loop bench is used to disconnect various feedbacks and to determine if the computers react properly. The term open loop refers to the fact that the flight control processor is not linked to any aircraft simulation so that simulated aircraft reaction to each failure cannot be observed. Failures are individually inserted into dual redundant and quadredundant sensor and discrete signals to determine if the system reacts properly to each failure. Other failure tests include individual surface command feedback, position feedback, hydraulic system, and airdata failures.
Open-Loop Validation Testing
The MDA performed automated validation testing using a system called Flight Control Automated System Testing (FAST) on the processor-in-the-loop test setup. By inserting signal-generating software into the input plane of the baseline F/A-18 flight control computers, this automated testing validates each individual path in the control laws for functionality. The FAST is performed on the baseline F/A-18 flight control system and on the research F/A-18 replication mode.
The basic F/A-18 processors provide a great deal of flexibility in the FAST. A software routine which is patched into the basic F/A-18 processor software makes it possible to vary any software variable and to record a time history of any path in the software. As a result, thorough tests are completed. These tests use every flight control system input to every surface output and vary flight conditions for the entire envelope. Tests are conducted in the up-and-away, powered approach flight, and outer loop (automatic pilot) modes.
For the research software, FAST was performed through the DPRAM locations. Because this approach restricts the availability of internal variables to be changed, such as gains, five flight conditions were chosen. These conditions spanned the dynamic pressure envelope for the research software. The FAST is done from every flight control input to every flight control output. These tests consist of steps, ramps, and frequency sweeps. Software routines automatically perform the testing, 
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record the time history results, and compare these results to time histories of software truth models.
Closed-Loop Validation Testing
The MDA, NASA DFRC, and USN will divide the tasks for the closed-loop validation testing. The PSFCC are interfaced with a six-degree-of-freedom simulation. The configuration of which is consistent among these organizations. 
Mode Transitions, Automatic Pilot Modes, and Spin Modes
In mode transition, automatic pilot, and spin mode tests, the auxiliary modes are tested for basic functionality. Automatic pilot modes tested include heading hold, barometric altitude hold, radar altitude hold, velocity hold, automatic carrier landing system, and instrument landing system. Flap transitions tested consist of up-and-away, half-flap, and full-flap operations. The spin mode is also tested.
Piloted Tests
Pilots fly the processor-in-the-loop simulation to gain basic familiarity with the system. A design effort has already been started to address the possibilities of using differential thrust on an F/A-18 airplane to dampen lateral-directional flight control modes. Thrust modulation has been used for backup control of aircraft, including an F-15 landing which was performed using thrust [6] . The PSFCC accommodates the addition of engines into the F/A-18 control law with numerous safety trips caused by unwanted flight dynamics.
Handling Qualities Experiments
Handling qualities experiments can be performed using the PSFCC. Many control laws, such as modelfollowing techniques, are designed such that frequency and damping are specified for the airframe. The first phase of handling qualities research involves using such a control law to validate the frequency and damping of the airframe. Next, the results are compared to the requested frequency and damping. This approach would lay the groundwork for validation of experiments which equate aircraft frequency and damping to handling qualities rating, such as Cooper-Harper ratings [7] .
Other experiments may include flight test with different pilot control sticks to assess changes caused by the different mechanical affects on a level 1 handling aircraft. By installing different sticks in the rear cockpit of a two-seat F/A-18 airplane, pilot evaluation could be obtained safely. The ability to revert to the baseline F/A-18 system would be retained.
Aircraft Excitation Systems
The PSFCC research control modes could be used for programmed excitations to surfaces, such as steps, doublets, and frequency sweeps. These excitations could provide parameter identification, in-flight gain, and phase margin calculations. Singular value calculations, flutter evaluation, or aeroservoelasticity research could also be conducted.
As this paper is being written, the LMCS and MDA tests are finished, and the NASA DFRC and USN phases of the bench testing have recently begun. The USN and NASA DFRC are learning the specific aircraft requirements for using the PSFCC, such as correct mission computer loads. This testing and the NASA DFRC FRR process are expected to require approximately 3 months to complete. A first flight is planned for late summer 1997. There are five major benefits of using the PSFCC at NASA DFRC. Dryden Flight Research Center has Six F/A-18 aircraft available for this type of research Chase aircraft which have been equipped with instrumentation and telemetering systems for data transmission Processor-in-the-loop simulation for verification and validation testing Personnel familiar with programming of the research processor
SUMMARY
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Safety-of-flight processes established which address the concerns for an aircraft research control system in a timely manner
Once the initial flight test of the PSFCC has been completed successfully, the PSFCC facility will be useful for a variety of flight control and handling quality research experiments. Because experiments can be designed and executed within a limited flight envelope, less work, such as analysis and testing, will be required to bring advanced concepts to flight.
Advanced algorithms will be flight tested to find potential problems or payoffs associated with actual flight applications. Flight control systems which specify airframe frequency and damping can be flight verified and used to determine handling quality ratings as a function of airframe dynamics. Alternate control sticks can be used to determine their affects on aircraft handling qualities. In-flight excitation systems can be used for parameter identification, phase and gain or singular value calculations, and flutter or aeorsevoelasticity research.
